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Abstract: 
Static nMOS and static CMOS circuits -show 
SOme serious problems for fBult modeling 
and testing. In this paper we point out, 
that most of these problems are avoided by 
using dynamic nHOS Qr dynamic CMOS 
ci rcuits. Stuck-open faults in this ca8e 
do not result in sequential behaviour. A 
iogical fault model i8 presented, wh e r e a 
fault of a l ogic gate will cause either a 
faulty co.binational function or a 
degradation of the performance. 
Integrated test tools for technology 
dependent logical fault models based on 
rando. self test techniques are presented. 
6ey",ord8: Dynamic MOS, fault modeling, 
random testing, test pattern generation 
I. IDtroductioD 
This work is related to the ger.an E.I.S. 
project, a jOint foundation of the 
government toge ther with german universi-
ties and geraan industry concentrating on 
teaching and r esearch in .icroelectronics 
and CAD. 
All classical algorith.s for test pattern 
generation or testability analysis are 
based on the assumption, that a faulty 
comb inational circuit still r e lllains 
co~binational and digital. But this does 
Dot bold for circuits in ~tntic CMOS or 
nMOS technology, where the stuck-open 
faults may trans for. a co.binational 
circuit into a sequential one t (see fig. 
1). A IF" 
B J[ 
II 
--
open 
• 55 Figure 1: A faulty CMOS NOR 
z 
Supposed 
is open, 
lUi follQ"S 
the marked connection in figure 1 
the function table would change 
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o 1 
1 0 
1 1 
Z ( t+~) 
1 
o 
o 
o 
Ztau I H (t +~ ) 
1 
o 
Z(t) 
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This table shows the change 
behaviour. which is the 
proble. under the aspect of 
into sequential 
.ost serious 
testing. since 
the fault injection algorith.s of 
parallel, deductive or concurrent fault 
si.uletors doesn't work any more; 
because of races and spikes faulty 
nodes may be precharged and thus fault 
detection .ay be prevented; 
teat patter'o generation has to be 
performed both on switch level and for 
sequen tia l circuits; 
scan path techniques fail 
state of the faulty circuit 
duriog abiftingj 
since the 
lIlay change 
the tools for testability analysis fail. 
Further.ore CMOS 
correct 10Cieni 
timing, i.e. with 
(see ~' 1.If. 2). 
T2ts 
faults may result in a 
behaviour with wroot 
longer switching delays 
~'r-o 
Figure 2: Perform~nce degradation by a 
faulty transistor 
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With the usual sasu.plioD of a digital 
.odel 1 II the faulty behaviour caD be 
explained as follows. If the resistance of 
TI is larler than the resistance of T2. 
then 8 permanenlly closed Tl chan(es lhe 
CMOS inverler into a pull down inverter. 
In order to teat atatic CMOS logic, the 
physical fault model has lo be .apped into 
a logical one. Thi s is neither combinatio-
nal nor purely digital, since lhe timing 
has to be taken into account. Contrary to 
the fault - free circuit the delsy for the 
high to low transition of the output 0 of 
the fsulty circuit would tuke more time 
corresponding to the resiatance ratio. 
Investigating pass transistor networks in 
nMOS 10lie the same results are shown 3 
But in a recent paper it was pointed out , 
that the LSSD technique is appropriate for 
circuits in domino CMOS' In section 3 
of thi s report we will show more 
generally • thal neither for dyn a.ic 
DMOS Dor for doaiDo CMOS the coaaonly used 
physical fault .odel will cause any 
Bequenti.l logic. 
discuss, 
of the 
In section 4 we 
redundant faults 
model can be detec ted 
te s t s ets 
faul t .odel. 
teat ing wi th 
combinalional 
that all non 
physical fault 
by high speed 
generated for a 
In section 5 we present a test tool 
developed at our institute, which supports 
variable fault models according to the 
implemented technology. Here especially 
random test s and probabilistic testability 
analysis are emphasized. 
2. IJYD8.i c HOS ci rClli ttl 
In order to enhance tbe speed, to decrease 
the power dissipation or to reduce the 
chip area of MOS circuits several 
techniques to design dynamic nMOS or CMOS 
logic have been proposed. Our examinations 
concentrate on tbe most widely used design 
techniques of dynamic nMOS snd dynamic 
CMOS. The comillon part of both is a switch 
net work SN with two terminals Sand D. The 
swilches are interconnected at source and 
drain, tbe input s (b , ..• in ) are connected 
to th e g~te8 of SN (8~ P fig. 3) . 
5 
1: 1:/ / ~f 
1 f ~ - ~ T 
T T 
Figure 3: Switching network 
D 
The transmission function of SN, T(il, 
, in), is 8 Boolean function beint true, 
if a conducting path exists between Sand 
D • 
The principle of 8 domino CMOS gate is to 
control 8 p-channel and an-channel 
transistor by a clock I, in order to 
precbarge an internal node y by the 
p-transistor at t and to pull down the 
node y through tbe switching network SN 
and through the n-transistor at t. The 
inverted y is the valid output z (see fil. 
') . 
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Figure 4, The construction of • domino CMOS late 
The logical function of 8 domino gate is 
exactly the transmission function of the 
involved awitching network. A combinati onal 
network of dOlllino gatea i8 controlled by a 
single clock (Fig. 5). 
I, 
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\ I, 
" 00 
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Figure 5: Example of CMOS - domino logi c 
At • the output nodes of all gatea are 
low and thus at I each node either can be 
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pulled up and re_ain stable 0' doesn't 
change .t all. This has • signi ficant impact on testability. since races .nd 
spikes cannot occur. 
A little bit .ure 3upl,i3ticuled i3 ti,e 
construction of the dynamic nHOS gate, 
since we 
p-transistor. 
ria' . 6. 
• 
" 
• 
" 
have 
It. 
-
• , • 
T, 
T. 
to dispe nse with the 
principle is shown in 
<I 
I 5 ... 1 
" 
Tn • 1 
z 
, 5 ... 2 ;, 
SN 
;, 
· • 
• 
'. 
I'··, 
rigure 6: The principle of dynamic nMOS 
A dynamic nMOS gate can be regarded as a 
conventional pull down network. wh e re the 
terminals are no t connected to source and 
drain but to the sa. e clock e. The inputs 
are also controlled by that clock. If the 
clock e is is active. the output z is 
prec han(ed and the input node s may be 
charged according to their logical values. 
The transition of e fro. high to low turns 
Tn<, "off" and z will be pulled down, if 
the transmission function of SN is true. 
It should be noted, that the logical 
function of the gate is the inverse of the 
tranamiasion function. 
Obviously the inputs of the gate are 
bloc ked when the output z is valid. 
Therefore one has to use at l e ast two 
non-overlapping clocks in order to build a 
combinational network by dynamic nMOS 
gates (fig. 7 ) . 
3. The flJult .ode! 
The co •• only uaed physical fault model for 
basic logical cells includes: 
a connection is open 
a transistor is permsnently open 
8 transistor is permanently closed 
In the following we point out, that none 
of those faults will cause a "sequential 
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behaviour" of a gate . Hore 
at a fBUlty gate the valid 
tillle ~i<l depends only on 
ti.e e i. 
exactly, even 
output at the 
the inputs at 
;, 
z, 
I 0 ;, 
" 
z, 
; 
I-
Figure 7: A co.binational network in dyna-
.ic nMOS 
Our considerations are 
following assu.ptions: 
based 0" the 
A 1 : An open iGte, which has no 
connection to power. has the 
value "low". 
possible 
logical 
This aS8u~ption is based on measure.ents 
indicating that open gates loose the ir 
charge during operation ' 
A2 : Teat patterns have already been 
applied , which would charge and 
di scharge each node within a fault 
free circuit. 
This assu.ption can be justified by an 
appropriate test stretegy ( aee eection 4). 
In general both Al and A2 are fulfilled by 
applying BOllle random patterns during a few 
.illiseconds. 
By these assUIIIPtions it can be proved, 
that the trGnsmission function of the 
switching network remains combinational 
for all faults involved Z Thu8 we can 
restrict our anslysis on the spec ific 
dyna.ic part s of both type of circuits. 
Before defining the different fault 
classes we note, that the inputs of a gate 
clocked by 0 are precharged by the 
complementary clock (see. Fig. 7 ) . Let us 
assume, we exa.ine a gate clocked bye" 
and the comple.entary clock is ~2. 
According to figure 6 we can distinguish 
the following faults: 
(Definition principle: 
nMOS - 1. nMOS - 2. • nMOS - n: 
~ Transistor 1.2 •...• n open 
pMOS - n+l,nMOS - n+2 •... ,nMOS - 2n: 
~ Tranaiator l, ... ,n cloaed 
nMOS - 2n+l:~ Transistor n+l open 
nMOS - 2n+2:~ Trsnsiator p+1 closed) 
pMOS i. i:l,. 
"' 
Th. 
TI is 
open. 
transistor 
permanently 
According to the sssumption 
node il is not charged. This 
will appear aa a stuck at 
it (sO-id. 
A 1 the 
fault 
o at 
i" t .. _ ,n: Tho 
T, 
transistor 
is always closed. 
During 11 there is Aper.anently 8 
conducting path from il to ii, and 
also during ~,the clock ~2 will 
beco.e active and will charge il. 
Thus the ou~put z will ~~ discll~rged 
ifwehtlvet(il .... 1I , ... in) 1. 
Consequently this fault ia a s1-il 
nMOS (2n-+1): Tn., is perlDanently open. 
According to A2 z waa already 
discharged at least one tilDe. In 
spite of the fsult this can be done 
successfully. But if z is low once. 
then the valid output at ti.e 
t. can DeVer be pulled up. The 
reason is. that z can only be charged 
by the network SN at the tilDe I,. But 
at the ti.e ~, the values of iL are 
valid. SN ia also conducting during 
tl and a is pulled down. Thus the 
fault is a sO-z. 
nMOS (2n"'2): Tn+. is permanently closed. 
Then there is a conducting path frOID 
drain to source. That means that the 
valid output at time " is low. 
Thus the fault is a sO- z. So we have 
a very interesting fact ~here both 
cases namely the precharge is open 
and the precharge transistor is 
closed results in the same fault 
80-Z. 
Open connections at Sn+2 or Sn+3 will 
cause a st - l;. Open linea st the input 
gatea of S" i=1, .. ,n+1, have the same 
effect like an open tranaietor T • . Open 
drain-source connections in SN also remain 
combinational. Since there are already 
results available 2 this case need not to 
be treeted here. 
For CMOS-domino logic or SCVS-circuits 
sOlDe work has already be done" 7 • where 
the difficulties caused by the first of 
the follo~ing faults are also .entioned: 
CMOS 1: T2 (fig. 4) is per.anently cloaed. 
This fsult cannot be IDodeled at the 
usual level. since during • all 
il (norlDally outputs of other DOllino 
cates) are lo~ and thus alao 
t(il •..• i n ) Bnd no conducting path 
frOlJ! S, to V •• exists anywey. But 
because of the differenl prop~gotlon 
deleys for the input si,nals of SN. 
the exact behaviour of the gate is 
not determinable. The feult .ey 
relDain undetected since the transistor 
T2 ia not always necessery for 
logical but for tilling reaaona. 
CMOS 2: T2 i8 per.anently open. 
Then s, ia never pulled down: sD-z. 
CMOS 3: T. is permanently cloaed. 
We have to distinguish two cases : 
8) Resistance of T. « resistance of 
T2 + reai8tence of SN: 
Then S7 will not be pulled down and 
therefore we have an 8 0-Z. 
b) Otherwise. 
In this case S~ needs .ore tilDe 
(perhaps infinite) to be pulled down. 
Applying .axi.u. speed testing may 
detect this fault as an sO - z. So.e 
detaila are deferred to aection 4. 
CMOS - 4: Tl is permanently open: 
Then S~ has never been prechar,ed and 
accord in, to Al this is a 51-z. 
Open connections at the lines S" Se or 
s~ are equivalent to fault CMOS-4, open 
connections at S2. 53. S. and S5 belong to 
fault CMOS-3. An open at line ii, 
i"'l, ..• n, results in one or _ore open 
transistors within SN and is already 
examined. 
The output inverter has al~eady been 
discussed in section 1 (see figure 2). If 
the p-transistor is per.anently open. we 
have a sO-z. A per.anently open n-transi-
stor causes a .1-z by A2. If one of the 
transistors is permanently closed, the 
conDideratioDD of CaDC CMOS-2 yield too. 
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Up to tbis point we have 
following: 
shown tbe 
a) There is no faul t, that chana'es a 
co.binational behaviour into a 
sequential one for the investigated 
dyna.ic HOS circuits . 
The clsssicsl test tools like fault 
si.ulstion, testability analysi s or test 
pattern generation, which work for 
ordiDary pull down nMOS, are based on the 
injection of co.binational faults. Thus 
thoae tools work for all digital faults 
within dynamic nMOS or do.ino CMOS 8S 
wel l , and for the reaainin, faults we will 
p ropose appropriate test strategies. 
b ) There exiat so.e faulta within do.ino 
gateB, which will result in a 
decreaae of the circuit apeed. (cf. 
exa.ple in figure 2) 
If one of those faul toll. happens, a faul ty 
bridging between power and ,round is 
stated. It ia proposed. that those shorts 
can be detected by leakage .easure.ent 
durin, testing B But our experiments 
have s hown thet it is hard to prove, 
wbether one faulty conduct in, path within 
a lar,e scaled integrated circuit leads to 
• significant and co.putabl e rise of the 
power dissipation. 
Instead of leakage .eesure.ent we 
integrate aelf test featur ea into our 
design l ike BILBOs ' 10 and non- l inear 
feed back ahift registers 11 , whi ch can 
create aDd evaluate test patterns by 
.axi.u. speed of operation. 
c) In CMOS-do.ino logic there is one 
fault, which .ay be not detectabl~~. 
This is the usual proble. of redundant 
circuitry, wbich is constructed becaus~! of 
tiaing reasons. The only fessable apPI' oach 
is a aost reliable design of the invI,lved 
tranaiator, in order to prevent that »hort 
" 
We re.e.b er , that all results sre ach i eved 
under the 8.Sltu.p t ions A 1 Bnd At. I f oil. 
deter.inistic test set is generated e. g. 
by pODEM 13. then these assu.ptions caD 
be fulfilled by applying the test set 
exactly two ti.ea. 
Applying a rando.ly generated teat set, 
these aasu.ptions are also satisfied with 
a high confidence. If a fault has a very 
low fault detection probability, detection 
by the first pattern .ust be expected to 
Deed a Ion,. ti.e. If the fault detec tion 
probability is high, there will be 8 lerge 
nuaber of test patterna detecting it. That 
• e an s thst in both cases A1 and A2 hold. 
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Therefore rando. tests satiafy the 
aaBu.ptions At and A2 per se. Since 
further.ore rando. self teata also cover 
.oat of the ti.ing faults in contrast to 
an external teat, this teat strategy is 
especially suit~d for dyna.i c lo,.ic. At 
our institute s~.e supporting tools have 
beeD developed. 
with variable (pult 
The tool PROTEST (Probabilistic Testability 
Analysis ) offers several features 
supporting random testing, its algoritbaa 
are presented to so.e extent in 1~ We 
will su •• arize thea and concentrate on the 
new part desling with variable fault 
.ode!s (fig. 8). 
combinational networka PROTEST 
deter.ines! 
The uaer has to specify for each 
pri.ary input the probability, that the 
input is set logical "1" by a rando. 
pattern ,enerator (it is usually 0.5). 
For those (iven input signal probabili-
ties PROTEST estimates the signal 
proboblitiy at each internal node. 
fault detectioD probabilities 
Again the user bss to specify the input 
signal probability created by his 
random pattern ,enerator . Then for each 
fault the probability is esti.ated, 
that it is detected by a random pattern. 
The user wants to kno~ how .any rando. 
patterns he haa to apply in order to 
detect all faults. He specifies the 
input signal pr obabilities an d the 
demanded c onfidence of the random teat, 
and PROTEST co.pute s the necesaary test 
length. 
opti.ieed iDput siln.l prob.bilities 
For each rri.ary input a specific 
si,nal pI'obability is computed, 
pro.ising a increase of fault detec tion 
and a decrease of the necess~ry t ~ st 
length. Using those opti.ized input 
si,nal probabilities, the necessary 
test lenft h can be reduced by orde rs of 
magnitudes II 14 
Rando. patterns with diatributicns 
proposed by PROTEST are created . 
Since we are only dealing with 
co.binational n e tw orks, a static fault 
ai.ulsti o n ia aufficient. if the uaer 
wants to validate the predi c tions of 
PROTEST, before int e grating so.e self 
test logi c into the chip . Fault 
ai.ulation usin, optiaized rando. 
patterns can be 85 efficient ss 
deterministi c test pattern generation 
" 
The input 
dl!!!scription 
of the used 
of 
".d 
logic 
l rootocurv 10Cl \ 
lenglh 
eSlimUI1'IO !ault 
delectioo prob. 
es!imallflO SIg -
nal probabilihes 
CirCUit 
description 
Figure 8 : PROTEST 
PROTEST is 
!I functional 
cells. 
a circuit 
description 
P 
R 
o 
T 
E 
S 
T 
I OOlimizinQ inllUl\ 
sionsl pfob. 
random patlern 
generation 
SI,IIC '"ull 
simulal lO(' 
func tional 
library 
In the following we are concerned with the 
functional library, whi c h must contain the 
fault fre e funclions and all possibl ~ 
faulty fun c tion s of the used cells. All 
these fUnclions are automatically 
generated using both a structural and a 
behavioural descript i on of the cell. The 
cell des c ription c onsiats of : 
1 ) Techn o lolY depend ent para.eters: 
nHO S pull-down network 
" t oti c CMOS 
b i polar 
dynami c nMOS 
dOllin o CMOS 
2 ) The list of c ell input s 
3 ) The naa e of the ce ll output 
4 ) The desc ription o f the swit c hing network 
5 ) The asailn.ent 
function or its 
output 
o f the transmi ss ion 
inverse to the c ell 
Th is is tranafor.ed into a PASCAL 
fun c tion, perfor.in, the fault or t.he 
faulty function according to the fault 
.odel. for pull - down und dynamic nMOS and 
for domino CMOS the presented models are 
us e d . ror bipolar and static CMOS we use 
the co • • o n stuck- at fault Bodel . CMOS 
logi c needs s om e modifications of the test 
pattern sets 18 I in order to ensure, that 
the po s sible transitions of each node are 
tested. 
The s wi t c hin, network 
ele.entary way : 
is described 
'" "" 
5 -II 
" 
:ill and s a are 
connected in leries; 
11 and S2 are 
connec t e d in parallel : 
+ 
o 
b 
+ 
Figure 9 : A domino MOS ,ate 
5 , 
5, 
The gate of fig. 9 is d e scribed a s follows: 
TECHNOLOOY domino - CMOS ; 
INP UT 8,b, c ,d, e ; 
OUTPUT u ; 
,,1 : = a* ( b+ c) j 
)(2 : " d*ej 
u : = )(1 +)(2 ; 
The l o,iesl c ell has the 
di s tin,uishable fault classes: 
following 
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Class Fault Faulty function 
1 • closed u • b-+c-+d*e Z • opec u · d*. 3 b closed u 
· 
a-+d*e 
e closed 
4 b open u • a*c+d*e 
5 e open u 
· 
a"'b ... d*e 
6 d cloaed u 
· 
a.b-+afc-+e 
7 d open u 
· 
a*b+a*c 
• open 8 • closed u • a*b+a*c+d 
9 CMOS-2 u 
· • CMOS-3 I. CMOS-4 u • 
It sbould be Doted, that fault equivalent 
clasaee are constnu;i:ed (i.e. not every 
rault has to be described in the library, 
ex. claltses 3,7). All created functions 
have the .inimum diajunctive form. The 
internal r epresentation of a library is a 
PASCAL proera. perfor.ing the fault free 
and the faulty functions. 
Testability analysis and opti.ization by 
PROTEST, i ts performance and the resulting 
faul t covera,e are described in 1" . The 
creation of the fault library needs only a 
few seconds for a normal sized gate ( leas 
than 12 transistors of the switching net). 
Su ... rr 
Analysin, dynamic MOS logic we have shown, 
that a combinat ional circuit cannot be 
mapped i nto a sequential one by a fault of 
the CO •• OD physical fault lIodel. So.e 
fault~ .oi caus. lower speea of the gates 
and muat be tested with high clock rates, 
preferably by self test techniques. 
Self test by randoll patterns is supported 
by the tool PROTESr. PROTKST generates its 
logical library from a user ,iven 
description, and creates auto~8tically the 
set of all posaible faulty functions 
according to the fault model of the ~sed 
t.chnology. 
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